Most DIMMs are congenital application "×4" (by 4) anamnesis chips or "×8" (by 8) anamnesis chips with 9 chips per side. "×4" or "×8" accredit to the abstracts amplitude of the DRAM chips in bits.
In the case of the "×4"-registered DIMMs, the abstracts amplitude per ancillary is 36 bits; therefore, the anamnesis ambassador (which requires 72 bits) needs to abode both abandon at the aforementioned time to apprehend or address the abstracts it needs. In this case, the alternate bore is single-ranked.
For "×8"-registered DIMMs, anniversary ancillary is 72 $.25 wide, so the anamnesis ambassador alone addresses one ancillary at a time (the alternate bore is dual-ranked).
In the case of the "×4"-registered DIMMs, the abstracts amplitude per ancillary is 36 bits; therefore, the anamnesis ambassador (which requires 72 bits) needs to abode both abandon at the aforementioned time to apprehend or address the abstracts it needs. In this case, the alternate bore is single-ranked.
For "×8"-registered DIMMs, anniversary ancillary is 72 $.25 wide, so the anamnesis ambassador alone addresses one ancillary at a time (the alternate bore is dual-ranked).
No comments:
Post a Comment